

# LJ640U32

## Features

- **Display format:** 640 (W) × 400 (H) dots
- **Dot pitch ratio:** 1:1
- **Input signal level:** LS TTL level
- **Drive method:** P-P symmetric drive
- **Structure:** Baseplate
- **Detachable DC/DC converter**
- **Net weight:** Approx. 480g (540g\*)  
\*Including DC/DC converter
- **LJ640U31:** +5V, +24V type is also available.
- **LJ640U27:** Al frame type is also available.

## Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V <sub>H</sub>	5.5	V
Interface signal (Logic "L")	V <sub>L</sub>	-0.5	V
Supply voltage (Logic)	V <sub>L</sub>	7	V
Supply voltage (Panel drive)	V <sub>D</sub>	14	V
Operating temperature	Topr	-5 to +55	°C
Storage temperature	Tstg	-40 to +80	°C

## Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

## Outline Dimensions

(Unit:mm)



## Electro-optical Characteristics

(Ta=25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V <sub>L</sub>	—	4.75	5.0	5.25	V
Supply current (Logic)	I <sub>L</sub>	V <sub>L</sub> =5V	100	—	700	mA
Supply voltage (Panel drive)	V <sub>D</sub>	—	11.4	12.0	12.6	V
Supply current (Panel drive)	I <sub>D</sub>	V <sub>D</sub> =12V	40	—	1350	mA
Power consumption	P <sub>T</sub>	V <sub>L</sub> =5V, V <sub>D</sub> =12V	—	11	—	W
Luminance	B <sub>ON</sub>	All dots lit	23	34	—	fL
Off luminance	B <sub>OFF</sub>	All dots turned off	—	—	1.0	fL
Luminance distribution	ΔB <sub>DIS</sub>	All dots lit	—	—	30	%

## Interface Signals


Pin No.	Symbol	Description
A-1	D <sub>IN0</sub>	Data signal for odd column
B-1	D <sub>IN1</sub>	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	NC	—
A-5	GND	Ground
B-5	GND	Ground
A-6	NC	—
B-6	NC	—
A-7	V <sub>L</sub>	+5V
B-7	V <sub>L</sub>	+5V
A-8	V <sub>D</sub>	+12V
B-8	V <sub>D</sub>	+12V

## Interface Timing Ratings

(Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	1/T <sub>CK</sub>	7.5	—	11.0	MHz
Clock duty	T <sub>CK(H)}/T<sub>CK} × 100</sub></sub>	45	—	55	%
Horizontal sync. signal cycle time	T <sub>H</sub>	40	—	45	μsec
Horizontal sync. signal blanking time	t <sub>HB</sub>	2	—	—	μsec
Vertical sync. signal blanking time	t <sub>VB</sub>	1	—	N × T <sub>H</sub>	μsec
Vertical sync. signal valid time	t <sub>VA</sub>	400 × T <sub>H</sub>	—	—	μsec
Frame frequency	1/T <sub>V</sub>	55	60	62	Hz
Data signal delay time required	t <sub>DD</sub>	0.01	—	T <sub>CK</sub>	μsec
Horizontal sync. signal delay time required	t <sub>HD</sub>	0.01	—	T <sub>CK}/2</sub>	μsec
Vertical sync. signal rise wait time	t <sub>VR</sub>	4 × 40	—	—	μsec
Vertical sync. rise timing	t <sub>VH</sub>	40	—	T <sub>H</sub> - t <sub>HB</sub> + 35	μsec

## Connector



## Interface Timing Chart

