PCIE杞�(zhu菐n)PMC,PMC杞�(zhu菐n)PCIE,PMC杓夋澘锛�PCIE2PMC,PCIE杞�(zhu菐n)PMC杓夋澘锛�PCIEX4杞�(zhu菐n)PMC
PCIEBPMCX4杓夊崱鎿�(ku貌)灞曚簡涓€鍊�(g猫)XMC妲戒綅锛屽彲鎼級涓€濉奝MC妯″鎻掑湪PC姗�(j墨)涓婁娇鐢�銆侾CIe閲戞墜鎸囨敮鎸亁4 PCIe锛�PCIEBPMCX4鏉胯級浜哖CIe to PCI姗嬬墖闆昏矾妯″锛屽(sh铆)鐝�(xi脿n)PMC妯″鍜孭C姗�(j墨)閫氫俊锛岄€氫俊甯跺鐐簒4 PCIe銆� 杓夊崱鐨凱MC鎺ュ彛鍏锋湁杓冨ぇ鐨勯浕婧愯几鍑哄姛鐜囷紝鍙互鐩存帴渚涢浕绲MC妯″銆傛澘杓変簡涓€鍊�(g猫)閬搁厤棰�(f膿ng)鎵�锛屼績閫�(j矛n)PMC妯″鏁ｇ啽銆�
PCIEBPMCX4杓夊崱涓奝MC -P4 I/O淇¤櫉(h脿o)閫氶亷妯�(bi膩o)婧�(zh菙n)DIN96鎺ユ彃浠跺紩鍑�锛屾澘涓婅ō(sh猫)瑷�(j矛)浜嗗閮ㄩ浕婧愭帴鍙�锛屽彲閫氶亷澶栭儴闆绘簮鎺ュ彛渚涢浕銆�
PCIe-XMC/PMC 杓夊崱 V2.0
鍏煎瑕�(gu墨)鑼冿細
鈥� PCI Express Base Specification (Revision 1.1)
鈥� PCI Express-to-PCI/PCI-X Bridge Specification (Revision 1.0)
鈥� PCI-to-PCI Bridge Specification (Revision 1.2)
鈥� PCI Local Bus Specification (Revision 3.0)
鈥� PCI-X Addendum to PCI Local Bus Specification (Revision 2.0) (mode 1 only)
鈥� PCI Bus Power Management Interface Specification (Revision 1.2)
PCIe鍗婇暦鍗�锛屽彲鎼級涓€濉奝MC瀛愬崱
PCIe鎺ュ彛鏀寔x4 PCIe
XMC鎺ュ彛绗﹀悎VITA 42.3妯�(bi膩o)婧�(zh菙n)锛�
PMC鎺ュ彛绗﹀悎IEEE1386妯�(bi膩o)婧�(zh菙n)锛屾敮鎸�32bit 66MHz PCI,PCIX绺界窔
PMC绔疺IO闆诲3.3V
鏀寔INTA~INTD涓柗
PMC P4淇¤櫉(h脿o)閫氶亷DIN96鎺ユ彃浠跺紩鍑�
鏉胯級浜嗕竴鍊�(g猫)棰�(f膿ng)鎵�
鍏嶈粺浠堕﹨(q奴)鍕�(d貌ng)瀹夎
